Abstract: In this paper, power loss and cost models of power electronic converters based on converter ratings and datasheet information are presented. These models aid in creating rapid prototypes which facilitate the component selection process. Through rapid prototyping, users can estimate power loss and cost which are essential in design decisions. The proposed approach treats main power electronic components of a converter as building blocks that can be arranged to obtain multiple topologies to facilitate rapid prototyping. In order to get system-level power loss and cost models, two processes are implemented. The first process automatically provides minimum power loss or cost estimates and identifies components for specific applications and ratings; the second process estimates power losses and costs of each component of interest as well as the whole system. Two examples are used to illustrate the proposed approaches-boost and buck converters in continuous conduction mode. Achieved cost and loss estimates are over 93% accurate when compared to measured losses and real cost data. This research presents derivations of the proposed models, experimental validation of the models and demonstration of a user friendly interface that integrates all the models. Tools presented in this paper are expected to be very useful for practicing engineers, designers, and researchers, and are flexible and adaptable with changing or new technologies and varying component prices.
Introduction

Overview
As dependence on electronic appliances, digital products and computer systems in both industrial and household applications grows, the demand for power electronic converters is increasing. DC-DC converters continue to grow in popularity in all major electronics applications. Given the high demand for these converters, engineers are faced with a major challenge to design them in a very short period of time while still ensuring competitive cost. Rapid prototyping tools for converter development help solve this constraint and thus are of interest as both time-and cost-saving methods.
Existing literature indicates significant research related to power loss estimation of various power electronic components. Loss estimation, for example, is used in [1] to analyze how power loss can be redistributed in a power converter using a modulation technique. Another reason for the need for power loss estimation is when evaluating the effect of different material on device power losses, e.g., [2, 3] . In other applications, e.g., [4] , power loss estimation is central in evaluating the usability of a power electronic converter, and power loss is used as a metric when comparing various converters. Since temperature rise in semiconductors and other power electronic devices is mainly caused by power losses, power losses have also been used for thermal analysis and modeling of power electronic construction of single component. The proposed method provides a new tool and effective way where assembles the circuit from parts to an entirety to evaluate the power loss and cost of an entire converter. The overall process used in rapid prototyping tools for cost and power loss models in optimization and component-specific modes as proposed here is illustrated in Figure 2 . The target of the models is to minimize the estimation error when comparing actual component power loss and cost values with the measured power losses or actual cost. Their main advantage is the ability to evaluate a large number of possible component combinations and achieve almost instantaneous cost and loss estimates. Thus a large quantity component library is generated as the basement of the models and the web based program of the rapid prototyping tool ensures the component library is up to date along with the newest marketing price and technology. From customer perspective, once the converter topology is chosen and desired power loss and cost are typed into the GUI interfacing panel, the rapid prototyping tool is able to search, chose the appropriate component and assemble the converter rapidly to save the time of customer to search and evaluate the component. Also, the rapid prototyping tool is able to optimize the results to minimize the power loss and cost with the change of the custom parameters such as topology, total cost and power loss. The paper focuses on the building-block approach of the modeling of power loss and the cost of power electronic converters to achieve minimum power loss and cost design instead of the model construction of single component. The proposed method provides a new tool and effective way where assembles the circuit from parts to an entirety to evaluate the power loss and cost of an entire converter. The overall process used in rapid prototyping tools for cost and power loss models in optimization and component-specific modes as proposed here is illustrated in Figure 2 . The target of the models is to minimize the estimation error when comparing actual component power loss and cost values with the measured power losses or actual cost. Their main advantage is the ability to evaluate a large number of possible component combinations and achieve almost instantaneous cost and loss estimates. Thus a large quantity component library is generated as the basement of the models and the web based program of the rapid prototyping tool ensures the component library is up to date along with the newest marketing price and technology. From customer perspective, once the converter topology is chosen and desired power loss and cost are typed into the GUI interfacing panel, the rapid prototyping tool is able to search, chose the appropriate component and assemble the converter rapidly to save the time of customer to search and evaluate the component. Also, the rapid prototyping tool is able to optimize the results to minimize the power loss and cost with the change of the custom parameters such as topology, total cost and power loss. Rapid prototyping tools for DC-DC converters are of main interest here due to the converters' simplicity, wide range of their applications and since the methodology for developing models is of main interest rather than actual topologies. The paper focuses on the building-block approach of the modeling of power loss and the cost of power electronic converters to achieve minimum power loss and cost design instead of the model construction of single component. The proposed method provides a new tool and effective way where assembles the circuit from parts to an entirety to evaluate the power loss and cost of an entire converter. The overall process used in rapid prototyping tools for cost and power loss models in optimization and component-specific modes as proposed here is illustrated in Figure 2 . The target of the models is to minimize the estimation error when comparing actual component power loss and cost values with the measured power losses or actual cost. Their main advantage is the ability to evaluate a large number of possible component combinations and achieve almost instantaneous cost and loss estimates. Thus a large quantity component library is generated as the basement of the models and the web based program of the rapid prototyping tool ensures the component library is up to date along with the newest marketing price and technology. From customer perspective, once the converter topology is chosen and desired power loss and cost are typed into the GUI interfacing panel, the rapid prototyping tool is able to search, chose the appropriate component and assemble the converter rapidly to save the time of customer to search and evaluate the component. Also, the rapid prototyping tool is able to optimize the results to minimize the power loss and cost with the change of the custom parameters such as topology, total cost and power loss. Rapid prototyping tools for DC-DC converters are of main interest here due to the converters' simplicity, wide range of their applications and since the methodology for developing models is of main interest rather than actual topologies. Rapid prototyping tools for DC-DC converters are of main interest here due to the converters' simplicity, wide range of their applications and since the methodology for developing models is of main interest rather than actual topologies. The paper proceeds as follows: Section 2 shows generalized component-level power loss models. Section 3 discusses the application of generalized power loss models for several power electronic converters. Section 4 explains the concept behind cost model development and illustrates these models. Section 5 shows experimental results that validate the developed models. Section 6 explains rapid prototyping tools for model-based power loss minimization and presents tools for cost minimization. Section 7 concludes with the summary remarks and future work.
Generalized Component-Level Power Loss Models
Generalized power loss models of power electronic components are derived based on equivalent circuit models of each major component by considering component non-idealities and parasitic elements. The models presented here stem from existing models in textbooks and foundational research papers, e.g., [13, 19, [28] [29] [30] and others. Therefore, this Section is a summary of such models, while Section 3 presents these models when massaged for specific buck and boost converter topologies.
MOSFET Losses
In power electronic converters, MOSFETs operate as switching elements. Figure 3 shows a MOSFET model with its non-idealities.
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The paper proceeds as follows: Section 2 shows generalized component-level power loss models. Section 3 discusses the application of generalized power loss models for several power electronic converters. Section 4 explains the concept behind cost model development and illustrates these models. Section 5 shows experimental results that validate the developed models. Section 6 explains rapid prototyping tools for model-based power loss minimization while Section 7 presents tools for cost minimization. Section 8 concludes with the summary remarks and future work.
Generalized Component-Level Power Loss Models
MOSFET Losses
In power electronic converters, MOSFETs operate as switching elements. Figure 3 shows a MOSFET model with its non-idealities. The MOSFET PCM [28] is:
where ID is represented as shown in Figure 4 when the MOSFET operates as a switch. IDrms can be computed by Switching losses of MOSFETs are mainly divided into two parts, PON(M) and POFF(M). Because only steady state efficiency is concerned, voltage overshoot and diode reverse recovery effect won't be considered. The total switching loss PSW is thus [31] :
where for a fixed fsw: The MOSFET P CM [28] is:
where I D is represented as shown in Figure 4 when the MOSFET operates as a switch. I Drms can be computed by I Drms "
Generalized Component-Level Power Loss Models
MOSFET Losses
where for a fixed fsw:
Switching losses of MOSFETs are mainly divided into two parts, P ON(M) and P OFF(M) . Because only steady state efficiency is concerned, voltage overshoot and diode reverse recovery effect won't be considered. The total switching loss P SW is thus [31] :
where for a fixed f sw :
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The gate loss P G is usually observed at C gs [17] :
Thus, total power losses in a MOSFET are:
Diode Losses
Diodes in power electronic converters act as rectifiers and uncontrolled switches. Figure 5 shows a diode model with its non-idealities.
The gate loss PG is usually observed at Cgs [17] :
Diodes in power electronic converters act as rectifiers and uncontrolled switches. Figure 5 shows a diode model with its non-idealities. The diode conduction loss PCD is modeled as:
where typical values of VD0 and RD are:
There are two switching losses of a diode-turn-on loss and turn-off loss. The turn-on loss is usually ignored because the diode starts conducting from an off-state. PSWD is thus [6] :
and the total diode power loss is:
Inductor Losses
An inductor stores energy in its magnetic field. Figure 6 shows an inductor with non-idealities and Figure 7 shows a typical inductor current waveform in a DC-DC converter. The diode conduction loss P CD is modeled as:
where typical values of V D0 and R D are:
There are two switching losses of a diode-turn-on loss and turn-off loss. The turn-on loss is usually ignored because the diode starts conducting from an off-state. P SWD is thus [6] :
An inductor stores energy in its magnetic field. Figure 6 shows an inductor with non-idealities and Figure 7 shows a typical inductor current waveform in a DC-DC converter.
Diode Losses
Inductor Losses
An inductor stores energy in its magnetic field. Figure 6 shows an inductor with non-idealities and Figure 7 shows a typical inductor current waveform in a DC-DC converter. The core loss PCORE is usually obtained by the Steinmetz equation [16, 32] to be:
Note that modified Steinmetz equations are also common for core loss estimation, but if core loss coefficients are not supplied in a datasheet, a constant RC can be used and PCORE is estimated as:
The Steinmetz equation is used as an example, but the methodology is intended to support other forms of loss models. This is clear by using either Equation (12) or Equation (13) and can extend to more detailed models. Resistive losses can also be estimated as shown in [16, 32] , DCR and ACR are provided by datasheets or manufacturers:
Total power loss of an inductor is thus:
Capacitor Losses
Capacitors are major storage elements in power electronic converters and their typical nonidealities are shown in Figure 8 . Two major power losses in the capacitor are those in its AC and DC resistances [33] . Pac is:
while Pdc is:
Total power loss of the capacitor is thus: The core loss P CORE is usually obtained by the Steinmetz equation [16, 32] to be:
Note that modified Steinmetz equations are also common for core loss estimation, but if core loss coefficients are not supplied in a datasheet, a constant R C can be used and P CORE is estimated as:
Capacitors are major storage elements in power electronic converters and their typical non-idealities are shown in Figure 8 . The core loss PCORE is usually obtained by the Steinmetz equation [16, 32] to be:
Total power loss of the capacitor is thus: Two major power losses in the capacitor are those in its AC and DC resistances [33] . P ac is:
while P dc is:
Total power loss of the capacitor is thus:
P dc is small as compared to P ac as capacitors are mainly used to pass current ripple, thus P dc it is frequently ignored. 
Power Loss Models for Several Converters
Equations explained in the previous section are common in the literature, but are rarely presented for specific converter topologies. In this section power loss models for boost and buck converter in continuous conduction mode (CCM) and flyback converter in discontinuous conduction mode (DCM) are explained in detail. These converters are used as examples due to their common use in any applications and their simple construction and analysis. All generalized equations are reformulated in terms of input and output parameters and datasheet information.
Boost Converter in CCM
A typical non-ideal boost converter is shown in Figure 9 followed by derivations for power losses in main boost converter components operating in CCM. Pdc is small as compared to Pac as capacitors are mainly used to pass current ripple, thus Pdc it is frequently ignored.
Power Loss Models for Several Converters
Boost Converter in CCM
A typical non-ideal boost converter is shown in Figure 9 followed by derivations for power losses in main boost converter components operating in CCM. 
MOSFET Losses
PCM is obtained from Equation (1) and can be estimated [34] as:
To calculate PSW, IDon and IDoff can be obtained from Figure 7 :
Thus, PON(M) and POFF(M) are calculated as:
Diode Losses
PCD and PSWD are obtained using Equations (7) and (10) as: 
MOSFET Losses
P CM is obtained from Equation (1) and can be estimated [34] as:
To calculate P SW , I Don and I Doff can be obtained from Figure 7 :
Thus, P ON(M) and P OFF(M) are calculated as:
3.1.2. Diode Losses P CD and P SWD are obtained using Equations (7) and (10) as:
P SWD " 1 2 Q rr pV out´Vin´Iin DCRq f sw (27) Energies 2016, 9, 509 8 of 35 3.1.3. Inductor Losses P CORE , P DCR and P ACR can be calculated as:
3.1.4. Capacitor Losses P loss(Capacitor) is obtained using Equation (17) as:
Buck Converter in CCM
A typical non-ideal buck converter is shown in Figure 10 . 
Capacitor Losses
Ploss(Capacitor) is obtained using Equation (17) as:
Buck Converter in CCM
MOSFETs Losses
PCM is obtained from Equation (1) and can be estimated [30] as:
To calculate PSW, IDon and IDoff can be obtained from Figure 7 and VDS as in Equation (23) . Thus, PON and POFF are calculated as:
Diode Losses
PCD and PSWD are obtained by referring Equations (7) and (10) as: 
MOSFETs Losses
P CM is obtained from Equation (1) and can be estimated [30] as:
To calculate P SW , I Don and I Doff can be obtained from Figure 7 and V DS as in Equation (23) . Thus, P ON and P OFF are calculated as:
3.2.2. Diode Losses P CD and P SWD are obtained by referring Equations (7) and (10) as:
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3.2.3. Inductor Losses P CORE , P DCR and P ACR can be calculated as:
3.2.4. Capacitor Losses P loss (Capacitor) is obtained using Equation (17) as:
Flyback Converter in DCM
Flyback converters are widely used in DCM. A non-ideal flyback converter in DCM is shown in the Figure 11 . For the sake of illustration, the MOSFET switching period was considered as T ON + T OFF = 0.8T S as shown in Figure 12 .
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Flyback converters are widely used in DCM. A non-ideal flyback converter in DCM is shown in the Figure 11 . For the sake of illustration, the MOSFET switching period was considered as TON + TOFF = 0.8TS as shown in Figure 12 . 
PCM in the flyback converter is described in [30, 35] as: 
Capacitor Losses
Ploss (Capacitor) is obtained using Equation (17) as:
Flyback Converter in DCM
PCM in the flyback converter is described in [30, 35] as: Figure 12 . MOSFET switching waveform.
MOSFET Losses
P CM in the flyback converter is described in [30, 35] as:
For a flyback converter in DCM, I Don is zero but I Doff and P SW are determined using [35, 36] and Figure 13 as:
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For a flyback converter in DCM, IDon is zero but IDoff and PSW are determined using [35, 36] and Figure 13 as: Figure 13 . Inductor switching waveform.
Diode Losses
PCD and PSWD of the flyback diode are calculated as: [34, 36, 20] as:
where:
Primary PRpri and secondary PRsec resistive power losses are calculated [21] as:
Capacitor Losses
Form Equation (17), Ploss(Capacitor) is calculate as: Figure 13 . Inductor switching waveform.
Diode Losses
P CD and P SWD of the flyback diode are calculated as:
3.3.3. Flyback Coupled-Inductor/Transformer Lossses P CORE is given in [20, 34, 36] as:
Primary P Rpri and secondary P Rsec resistive power losses are calculated [21] as:
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Capacitor Losses
Form Equation (17), P loss(Capacitor) is calculate as:
, .
-ESR (54)
Snubber Circuit Losses
The main components in the snubber branch are R sn , C sn and D sn . R sn and C sn form a clamp unit. P clamp is represented as [35] :
or:
Snubber diode conduction loss P CDsn is obtained from Equation (7) as:
while P SWDsn is obtained as:
Total snubber circuit power loss is the summation of snubber diode power loss and power loss in the clamp unit. Therefore, all power loss equations for the three different converter examples are derived based on datasheet information and converter ratings. Results that validate the derived models are shown in Section 5 where experimental prototypes are used to measure the total loss in the converter.
Major Component Cost Models
A large database of cost information for multiple elements was compiled from common manufacturers' and suppliers' data. The two main sources of this data were Digikey [37] and Mouser Electronics [38] , where searches were performed for MOSFETs, diodes, capacitors, and inductors of specific rating ranges. Search filters were applied to achieve such range limits, and the database is compiled and available for public use [39] . Since multiple options exist for different power, voltage, current, and/or device value rating (e.g., inductance and capacitance), the average cost for each component at a certain rating combination was found by considering these multiple options. This database was input to MATLAB to create interpolated graphs and find a mathematical relationship between cost and component ratings. Cost per quantity was also considered. The impact of time on cost is not considered due to availability of present prices only. Some other costs such as costs resulting from auxiliaries, heat sinks, fan/clod plates, etc are also not considered because they are beyond the scope of this work, where the focus is mainly on methodology.
MOSFETs
SiC and GaN type semiconductor cost is still varying rapidly due to continued production improvements, thus to demonstrate the methodology we focus on Si. To create a MOSFET cost model Cost M , a large database was prepared using V DS , I D and cost. α i coefficients are as listed in Table 1 , but it should be noted that these coefficients vary across a certain range and the values shown are selected to achieve the best fit for specific components used in Section 5. Figures 14 and 15 show the mathematical relationship for this database. Cost M is represented as: 
Diodes
A diode cost database was prepared using VB, IF and cost where Figures 16 and 17 show the interpolated cost surfaces while the mathematical model is shown in Equation (60) and its coefficients are shown in Table 2 . 
A diode cost database was prepared using V B , I F and cost where Figures 16 and 17 show the interpolated cost surfaces while the mathematical model is shown in Equation (60) and its coefficients are shown in Table 2 . 
Inductors
Inductor cost data is compiled based on L, IL and cost. Figures 18 and 19 show the interpolated cost surfaces while the mathematical model is shown in Equation (61) 
Capacitors
A capacitor cost (CostC) database for electrolytic capacitors was prepared using C, VC and cost where Figures 20 and 21 show the interpolated cost surfaces while the model is shown in Equation (62) and its coefficients are shown in Table 3 . Different material of capacitor will lead to different cost, but electrolytic capacitor is chosen as an example to illustrate the methodology: 
Inductors
Inductor cost data is compiled based on L, I L and cost. Figures 18 and 19 show the interpolated cost surfaces while the mathematical model is shown in Equation (61) and its coefficients are where x = 9.67, µ = 61.64, φ =´8.246, v = 4.495, ω =´0.08658. 
Capacitors
Inductors
Capacitors
A capacitor cost (Cost C ) database for electrolytic capacitors was prepared using C, V C and cost where Figures 20 and 21 show the interpolated cost surfaces while the model is shown in Equation (62) and its coefficients are shown in Table 3 . Different material of capacitor will lead to different cost, but electrolytic capacitor is chosen as an example to illustrate the methodology: 
Flyback Coupled-Inductor Core
Typical core materials include silicon steel, iron powder and ferrites. A ferrite material core is used in the selected transformer to demonstrate the methodology. Two types of cores, gapped and ungapped, are considered in the proposed cost model with a frequency range between 50 KHz and 500 KHz. High frequency cores which are used for radio or telecommunications application are excluded. The cost core cost model was prepared using fsw, AL and cost. Figures 22 and 23 show the interpolated CostCO surfaces while the mathematical model is shown in Equation (63) and its coefficients are shown in Table 4 . 
Typical core materials include silicon steel, iron powder and ferrites. A ferrite material core is used in the selected transformer to demonstrate the methodology. Two types of cores, gapped and ungapped, are considered in the proposed cost model with a frequency range between 50 KHz and 500 KHz. High frequency cores which are used for radio or telecommunications application are excluded. The cost core cost model was prepared using f sw , A L and cost. Figures 22 and 23 show the interpolated Cost CO surfaces while the mathematical model is shown in Equation (63) and its coefficients are shown in Table 4 . 
Typical core materials include silicon steel, iron powder and ferrites. A ferrite material core is used in the selected transformer to demonstrate the methodology. Two types of cores, gapped and ungapped, are considered in the proposed cost model with a frequency range between 50 KHz and 500 KHz. High frequency cores which are used for radio or telecommunications application are excluded. The cost core cost model was prepared using fsw, AL and cost. Figures 22 and 23 show the interpolated CostCO surfaces while the mathematical model is shown in Equation (63) and its coefficients are shown in Table 4 . Cost models presented here were evaluated based on two criteria. The first criterion is that an analytical form is available for the cost model, i.e., polynomial, trigonometric, exponential, etc. in order to integrate this model with other mathematical and optimization tools. The second criterion is that the R 2 value for each model, which is a measure between 0 and 1 of how well does the model match discrete data points, is acceptable. An R 2 value that is closer to 1 is desired. The second criterion is essential when dealing with cost modeling of power electronic devices since their ratings are not available as continuous options; for example, MOSFET ratings of 50 V and 100 V exist, but not necessarily at 63.5 V, and the surface fit provided applies to the continuous range. All R 2 values of the proposed models are shown in Table 5 , and are all acceptable except for MOSFETs whose cost model's R 2 value is low. To mitigate this case, a locally weighted scatterplot smoothing (LOWESS) model was established to achieve an R 2 = 0.9436 for CostM but does not have an explicitly model equation like the polynomial one. Also, note that that exact cost estimates of specific components can be obtained if coefficients are changed within the specified ranges shown in Tables 1-4. 
Results
Basic boost, buck and flyback converters were experimentally developed to test the power loss and cost models presented here. Bus bar losses are not considered since the experimental prototype is at a power level that does not require bus bar. More bus bar losses information can be found in [40] . All parasitic elements and specific test condition examples are given in Table 6 . Figure 24 shows the board housing both the boost and buck converters (flyback converter not shown). Cost models presented here were evaluated based on two criteria. The first criterion is that an analytical form is available for the cost model, i.e., polynomial, trigonometric, exponential, etc. in order to integrate this model with other mathematical and optimization tools. The second criterion is that the R 2 value for each model, which is a measure between 0 and 1 of how well does the model match discrete data points, is acceptable. An R 2 value that is closer to 1 is desired. The second criterion is essential when dealing with cost modeling of power electronic devices since their ratings are not available as continuous options; for example, MOSFET ratings of 50 V and 100 V exist, but not necessarily at 63.5 V, and the surface fit provided applies to the continuous range. All R 2 values of the proposed models are shown in Table 5 , and are all acceptable except for MOSFETs whose cost model's R 2 value is low. To mitigate this case, a locally weighted scatterplot smoothing (LOWESS) model was established to achieve an R 2 = 0.9436 for Cost M but does not have an explicitly model equation like the polynomial one. Also, note that that exact cost estimates of specific components can be obtained if coefficients are changed within the specified ranges shown in Tables 1-4. 
Basic boost, buck and flyback converters were experimentally developed to test the power loss and cost models presented here. Bus bar losses are not considered since the experimental prototype is at a power level that does not require bus bar. More bus bar losses information can be found in [40] . All parasitic elements and specific test condition examples are given in Table 6 . Figure 24 shows the board housing both the boost and buck converters (flyback converter not shown). Parasitic elements shown in Table 6 are extracted from datasheets of the components used in the experimental setup and which are IRFP4332PBF MOSFET, AIRD-03-101K inductor, MURF860G diode, and EEU-EB2D221 capacitor in the boost converter and IRFP240 MOSFET, AIRD-03-101K inductor, MURF860G diode, and EEU-EB2D221 capacitor in buck converters, and IRFP240 MOSFET, Q4338-BL flyback transformer, EGP10G Diode, and EEU-EB2D221 capacitor are used in the flyback converter.
Power Loss Model Verification
To validate the power loss models derived in Section 3, each of the three converters was tested under the conditions shown in Table 6 , along with various output voltages and currents varied with the duty ratio. Power losses were measured by deducting the output power of the converter from its input power. Gate drive losses can be measured, but were not considered since the gate drive power supply was separate in the experimental setup and the gate drive losses do not contribute to the experimental system-level verification. Voltage divider and current sensor in the prototype consume much less power than main power losses, thus they are not taken into consideration. Figures 25-27 show experimental results of each converter at the specified test conditions in Table 6 . Input and output voltage and current were measured to obtain totally converter loss to verify converter scopelevel power loss. All measurements are under zero offset condition and using calibrated probes to ensure measurement accuracy. Parasitic elements shown in Table 6 are extracted from datasheets of the components used in the experimental setup and which are IRFP4332PBF MOSFET, AIRD-03-101K inductor, MURF860G diode, and EEU-EB2D221 capacitor in the boost converter and IRFP240 MOSFET, AIRD-03-101K inductor, MURF860G diode, and EEU-EB2D221 capacitor in buck converters, and IRFP240 MOSFET, Q4338-BL flyback transformer, EGP10G Diode, and EEU-EB2D221 capacitor are used in the flyback converter.
To validate the power loss models derived in Section 3, each of the three converters was tested under the conditions shown in Table 6 , along with various output voltages and currents varied with the duty ratio. Power losses were measured by deducting the output power of the converter from its input power. Gate drive losses can be measured, but were not considered since the gate drive power supply was separate in the experimental setup and the gate drive losses do not contribute to the experimental system-level verification. Voltage divider and current sensor in the prototype consume much less power than main power losses, thus they are not taken into consideration. Figures 25-27 show experimental results of each converter at the specified test conditions in Table 6 . Input and output voltage and current were measured to obtain totally converter loss to verify converter scope-level power loss. All measurements are under zero offset condition and using calibrated probes to ensure measurement accuracy. Tables 7-9 show power loss estimates of each converter under different duty ratios. It is clear from Tables 5-7 that the error in estimating power losses using the derived models is less than 8% leading to more than 92% accuracy. More accurate measurements and models would still be of very high value for rapid prototyping, but the achieved model-based estimation error is very satisfactory for evaluating various design options. Among the sources of estimation error are approximations, e.g., R C (when not in a datasheet), and limited measurement accuracy. Tables 7-9 show power loss estimates of each converter under different duty ratios. It is clear from Tables 5-7 that the error in estimating power losses using the derived models is less than 8% leading to more than 92% accuracy. More accurate measurements and models would still be of very high value for rapid prototyping, but the achieved model-based estimation error is very satisfactory for evaluating various design options. Among the sources of estimation error are approximations, e.g., RC (when not in a datasheet), and limited measurement accuracy. Tables 7-9 show power loss estimates of each converter under different duty ratios. It is clear from Tables 5-7 that the error in estimating power losses using the derived models is less than 8% leading to more than 92% accuracy. More accurate measurements and models would still be of very high value for rapid prototyping, but the achieved model-based estimation error is very satisfactory for evaluating various design options. Among the sources of estimation error are approximations, e.g., RC (when not in a datasheet), and limited measurement accuracy. Tables 7-9 show power loss estimates of each converter under different duty ratios. It is clear from Tables 5-7 that the error in estimating power losses using the derived models is less than 8% leading to more than 92% accuracy. More accurate measurements and models would still be of very high value for rapid prototyping, but the achieved model-based estimation error is very satisfactory for evaluating various design options. Among the sources of estimation error are approximations, e.g., RC (when not in a datasheet), and limited measurement accuracy. 
Cost Model Verification
In order to validate the cost models proposed in Section 3, prices of the parts used were compared to prices generated from the mathematical models for the MOSFET, diode, inductor, and capacitor utilized. The flyback coupled inductor model was split into wire and cores due to their abundant information, thus similar core and wire to the Q4338-BL model are used for cost validation. Cost figures of these components were generated based on Equations (59)- (63), and results are compared to estimated prices in Table 10 . Results in Table 10 are shown to have less than 5% error and thus the cost models established prove that the results are more than 95% accurate. The accuracy of the cost model was improved with the help of interpolated graphs and surface fitting tools. Since cost of components changes with technology and manufacturing trends, the methodology presented here can be applied for future technologies or with a refined, more comprehensive database.
Optimization of Converter Designs for a Specific Figure of Merit
Optimal Design Selection Approach
The main objective of establishing power loss models in Sections 3 and 4 is to achieve the capability of selecting the "right components" in a converter. Such components can be selected based on a figure of merit, or an optimization objective function. These figures of merit include two main factors which are (1) minimum power loss; and (2) minimum cost. While co-optimizing for both can establish a Pareto front for acceptable local minima of cost and power loss, the next sections optimize for either power loss or cost, independently. Co-optimization is left for future work and is a natural next step of this paper.
In order to find component combinations that can optimize a figure of merit, a direct search optimization is performed with priority given to the component with most influence on the figure of merit being optimized. In both power loss and cost optimizations, inductors are given priority-(1) In power loss optimization, the impact of inductors on ripple and other components' power losses is very significant; (2) in cost optimization, inductors tend to be the most expensive components. 
Minimum Power Loss Designs
Power loss models developed here are combined with converter ratings to automatically produce system-level minimum power loss and select the right components. This procedure reduces the manual effort in calculating component power losses to select a combination of components that minimizes power losses. Components are selected in the order that affects selection of other components-For example, selecting the inductor in a boost converter comes as a priority as it affects the losses in semiconductors and capacitor as the inductor determines the input current ripple. In order to search for components with compatible voltage and current ratings which are set by the designer, minimum inductance and capacitance values in addition to MOSFET and diode ratings for boost and buck converters in CCM are calculated based on [41, 42] , while component ratings are double the converter ratings even though this factor can be modified. The resulting minimum power loss does not guarantee low cost but selects components leading to a minimum converter power loss from the available database. A pseudo-code is shown below as an example for inductor selection for minimum inductor power loss and similar logic is applied to other components. Figure 29 shows a flowchart for the minimum power loss rapid prototyping tool. The procedure shown in Figure 29 is integrated into a user-friendly GUI developed in MATLAB for rapid-prototyping. The user enters the converter type, currently boost or buck converter, and sets the operating points and basic specifications of the converter such as desired output voltage ripple and switching frequency, then receives suggested components based on the minimum combined 
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Minimum Power Loss Designs
Power loss models developed here are combined with converter ratings to automatically produce system-level minimum power loss and select the right components. This procedure reduces the manual effort in calculating component power losses to select a combination of components that minimizes power losses. Components are selected in the order that affects selection of other components-For example, selecting the inductor in a boost converter comes as a priority as it affects the losses in semiconductors and capacitor as the inductor determines the input current ripple. In order to search for components with compatible voltage and current ratings which are set by the designer, minimum inductance and capacitance values in addition to MOSFET and diode ratings for boost and buck converters in CCM are calculated based on [41, 42] , while component ratings are double the converter ratings even though this factor can be modified. The resulting minimum power loss does not guarantee low cost but selects components leading to a minimum converter power loss from the available database. A pseudo-code is shown below as an example for inductor selection for minimum inductor power loss and similar logic is applied to other components. Figure 29 shows a flowchart for the minimum power loss rapid prototyping tool. Calculate P ACR , P DCR and P CORE as described in power loss model P loss_inductor = P ACR + P DCR + P CORE ; Print component name;
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The procedure shown in Figure 29 is integrated into a user-friendly GUI developed in MATLAB for rapid-prototyping. The user enters the converter type, currently boost or buck converter, and sets In order to validate the optimal component selection based on minimum converter power losses, all selected components based on compatible ratings were evaluated manually. Power losses highlighted as gray background in Tables 11 and 12 In order to validate the optimal component selection based on minimum converter power losses, all selected components based on compatible ratings were evaluated manually. Power losses highlighted as gray background in Tables 11 and 12 are those for minimum power loss components and confirm results shown in Figures 30 and 31 . Other examples are shown in the Appendix B. Note that a separate GUI has also been developed for component-specific evaluation as shown in Figure 32 , where the effect of specific parameters and component choices can be visualized in terms of power loss.
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Note that a separate GUI has also been developed for component-specific evaluation as shown in Figure 32 , where the effect of specific parameters and component choices can be visualized in terms of power loss. 
Minimum Cost Designs
Another rapid prototyping tool is developed to achieve minimum cost of essential components for boost and buck converters as example applications. Component selection for minimum cost is done sequentially for different components based on converter ratings only. A short list of components that satisfy the converter ratings and values for inductance and capacitance is established, and components with minimum cost are selected. This selection is not necessarily optimal in terms of efficiency but ensures minimum cost based on the available database. The optimal-cost component selection pseudo-code is below and the flowchart is shown in Figure 33 . 
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Minimum Cost Designs
Another rapid prototyping tool is developed to achieve minimum cost of essential components for boost and buck converters as example applications. Component selection for minimum cost is done sequentially for different components based on converter ratings only. A short list of components that satisfy the converter ratings and values for inductance and capacitance is established, and components with minimum cost are selected. This selection is not necessarily optimal in terms of efficiency but ensures minimum cost based on the available database. The optimal-cost component selection pseudo-code is below and the flowchart is shown in Figure 33 . ( 1-D) )/(2ˆf swˆIout )); L max = 2ˆL; Read inductor.xls file and get all the database; for i = 1 to all database if L <= inductor values in database && Lmax > inductor values in database Extract ACR, DCR and RC values from database; Extract unit costs and multiple unit costs data base; end i = i + 1; end Find minimum cost of the component Print minimum cost of the component for unit quantity; Calculate P ACR , P DCR and P CORE as described in power loss model; P loss_inductor = P ACR + P DCR + P CORE ; Print component name; Print component cost; Two GUIs were developed to implement rapid prototyping based on cost models with one GUI targetting minimum converter cost and the other targeting component-specific cost models. Screenshots of the tool designed for rapid prototyping to achieve minimum converter cost are shown in Figures 34 and 35 for buck and boost converters, respectively. Tables 13 and 14 show manual validation of these results based on the short list of components that meet the converter specifications Tables 13 and 14 for minimum cost. The component-specific GUI is shown in Figure 36 . Two GUIs were developed to implement rapid prototyping based on cost models with one GUI targetting minimum converter cost and the other targeting component-specific cost models. Screenshots of the tool designed for rapid prototyping to achieve minimum converter cost are shown in Figures 34 and 35 for buck and boost converters, respectively. Tables 13 and 14 show manual validation of these results based on the short list of components that meet the converter specifications in the available database. Results in Figures 34 and 35 are highlighted in Tables 13 and 14 for minimum cost. The component-specific GUI is shown in Figure 36 .
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As can be seen in the GUI screenshots and manual validations, the rapid prototyping tools holding all power loss models and cost models from Section 2 are very valuable for practicing engineers and researchers. These GUIs can be conveniently adjusted to include different component types, various technologies for specific components, and a growing database of component with adjustable cost and prices. While models running behind the GUIs may not be all inclusive of all losses in buck and boost converters, the presented methodology and MATLAB platform is very scalable and flexible. Engineers, designers, and researchers can iteratively and manually study the effect of different component parameters, e.g., MOSFET RDS,on, on converter efficiency using the componentspecific mode, or can rely on built in minimum cost or loss searches in the optimization mode. As can be seen in the GUI screenshots and manual validations, the rapid prototyping tools holding all power loss models and cost models from Section 2 are very valuable for practicing engineers and researchers. These GUIs can be conveniently adjusted to include different component types, various technologies for specific components, and a growing database of component with adjustable cost and prices. While models running behind the GUIs may not be all inclusive of all losses in buck and boost converters, the presented methodology and MATLAB platform is very scalable and flexible. Engineers, designers, and researchers can iteratively and manually study the effect of different component parameters, e.g., MOSFET R DS,on , on converter efficiency using the component-specific mode, or can rely on built in minimum cost or loss searches in the optimization mode. Two GUIs were developed to implement rapid prototyping based on cost models with one GUI targetting minimum converter cost and the other targeting component-specific cost models. Screenshots of the tool designed for rapid prototyping to achieve minimum converter cost are shown in Figures 34 and 35 for buck and boost converters, respectively. Tables 13 and 14 show manual validation of these results based on the short list of components that meet the converter specifications in the available database. Results in Figures 34 and 35 are highlighted in Tables 13 and 14 for minimum cost. The component-specific GUI is shown in Figure 36 .
As can be seen in the GUI screenshots and manual validations, the rapid prototyping tools holding all power loss models and cost models from Section 2 are very valuable for practicing engineers and researchers. These GUIs can be conveniently adjusted to include different component types, various technologies for specific components, and a growing database of component with adjustable cost and prices. While models running behind the GUIs may not be all inclusive of all losses in buck and boost converters, the presented methodology and MATLAB platform is very scalable and flexible. Engineers, designers, and researchers can iteratively and manually study the effect of different component parameters, e.g., MOSFET RDS,on, on converter efficiency using the componentspecific mode, or can rely on built in minimum cost or loss searches in the optimization mode. 
Conclusions
This paper presents power loss and cost models of major power electronic components which can be further aggregated into power electronic converters. The proposed models are expected to aid designers in making preliminary useful estimates which help to decide specific components that can achieve desired system power loss and cost. Cost models are found based on an extensive survey of commercial devices followed by cost surface fitting. Power loss models are based on generalized forms that are reformulated to reach converter-specific models. Power loss models presented here are based on non-idealities and parasitic elements including PCB and gate drive losses to develop to achieve higher accuracy. The presented models are shown to be over 93% accurate. All models are integrated into MATLAB-based rapid prototyping tools designed for either minimum power loss or minimum cost component selection. With a large database, hundreds or thousands of various component options can be evaluated in minutes to achieve model-based component selection for optimized converter designs. The implementation of these tools with supplier databases is of major future interest, and extending the models to other applications and converters such as DC/AC inverters and AC/DC rectifiers can be achieved using the methodologies proposed here. Future work will include open-access web-based GUIs and possible linking to major supplier databases for up-todate component lists that eliminate obsolete parts, and up-to-date prices.
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Abbreviations
The following abbreviations are used in this manuscript: Table A1 shows the example cases of boost and buck converter specifications, the parameters shown in Table A1 are the bases of the calculation of power loss and cost. Afterwards, the minimum power loss and cost can be found and optimal components can be selected. Tables A2-A7 show the optimal component selection for power loss minimization and Tables A8-A13 show the optimal component selection for cost minimization. 
Appendix B
Appendix B.1 PCB Losses
It is important to consider PCB power losses to achieve accuracy in the power loss modeling. Stray inductances and capacitances are usually observed in multilayer PCBs [18] [19] [20] and are illustrated in Figure B1 . 
. PCB Losses
while the stray inductance loss PLstray is obtained [25] as:
where Lstray can be estimated in μH as: 
and PCstray is: 
The total PCB power loss PPCB is thus: Figure B1 . PCB equivalent model.
Trace power loss P trace [17] is calculated as:
while the stray inductance loss P Lstray is obtained [25] as:
where L stray can be estimated in µH as:
As presented in [17] , stray capacitance is estimated as:
Energies 2016, 9, 509 33 of 35 and P Cstray is:
The total PCB power loss P PCB is thus:
P PCB " P trace`PLstray`PCstray (B6)
Appendix B.2 Gate Drive Losses
Major power loss in the gate drive circuit is normally observed across its supply and bootstrap capacitor pins. Figure B2 shows a typical high-side gate drive IC connection. Gate drive losses shown in this paper mainly focused on self-oscillating ICs or dedicated application ICs. Major power loss in the gate drive circuit is normally observed across its supply and bootstrap capacitor pins. Figure B2 shows a typical high-side gate drive IC connection. Gate drive losses shown in this paper mainly focused on self-oscillating ICs or dedicated application ICs. PGDRV is calculated as in [21] to be:
The converter total power loss PTotal is thus: 
